Instruction set

Results: 2494



#Item
51Computing / Computer architecture / Computer engineering / Central processing unit / Instruction set architectures / Assembly languages / Processor register / MIPS instruction set / Instruction set / Addressing mode / Virtual memory / CPU cache

E cient Software-Based Fault Isolation Robert Wahbe Steven Lucco Thomas E. Anderson

Add to Reading List

Source URL: www.cs.cmu.edu

Language: English - Date: 2003-04-04 15:00:43
52Cryptography / Advanced Encryption Standard / X86 instructions / Rambus / Side-channel attack / AES instruction set / Cryptography Research / Masking / Technology / Computing

Microarchitectures Undo Software Security Measures • To implement secure algorithms, software based cryptography utilizes the ISA through instructions or cryptographic extensions.

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2015-08-21 02:18:30
53Computer architecture / Computing / Computer engineering / Instruction set architectures / Central processing unit / Simulation software / LISA / Instruction set / Assembly language / ARM architecture / Hardware description language / Computer

Electronic Communications of the EASST VolumeProceedings of the Workshop on OCL and Textual Modelling (OCL 2011)

Add to Reading List

Source URL: gres.uoc.edu

Language: English - Date: 2011-06-14 18:01:44
54Computing / Computer architecture / Computer engineering / Embedded microprocessors / Instruction set architectures / EnSilica / ESi-RISC / Central processing unit / JTAG / ARC / 16-bit / Reduced instruction set computing

eSi-1600 – 16-bit, low-cost & low-power CPU EnSilica’s eSi-1600 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs. It offers similar performance t

Add to Reading List

Source URL: www.avant-tek.com

Language: English - Date: 2014-10-14 01:56:25
55Computer architecture / Instruction set architectures / Computing / Reduced instruction set computing / RISC-V / Cryptography / Cryptographic primitive / Instruction set / Institute for Applied Information Processing and Communications

Efficient Cryptography on RISC-V Advisor(s): Thomas Unterluggauer Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Motivation

Add to Reading List

Source URL: www.iaik.tugraz.at

Language: English - Date: 2015-11-30 11:00:03
56Computing / Computer architecture / Concurrent computing / Hewlett-Packard / Cluster computing / Parallel computing / OpenVMS / Quality control / Instruction set architectures / VMScluster / Computer cluster / HP Integrity Servers

The HP OpenVMS Approach to High Availability Computing Table of contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 2. What is High Availab

Add to Reading List

Source URL: www.stanq.com

Language: English - Date: 2015-08-26 16:18:15
57Computing / Computer architecture / Computer engineering / Central processing unit / Computer / Machine code / Processor register / Data / Instruction set / Data General Nova / Stack machine

Grundzüge der Wirtschaftsinformatik Introduction to Business Information Systems GWI-HT2009 – Unit 7: Computer Software and Software Engineering Univ.-Prof. Dr. Martin Hepp

Add to Reading List

Source URL: www.ebusiness-unibw.org

Language: English - Date: 2016-07-26 08:52:52
58Computer architecture / Instruction set architectures / Computing / Computer engineering / Central processing unit / Instruction set / Reduced instruction set computing / Program counter / MIPI Debug Architecture / ARM architecture

RI5CY: User Manual May 2016 Revision 0.9 Andreas Traber () Michael Gautschi ()

Add to Reading List

Source URL: www.pulp-platform.org

Language: English - Date: 2016-05-25 19:13:33
59Computer architecture / Computing / Computer engineering / Central processing unit / Instruction set architectures / Classes of computers / Parallel computing / Analysis of parallel algorithms / Speedup / MIPS instruction set / Cycles per instruction / Instructions per second

Esercises on Amdhal Law and Performance Equation Hennessy Patterson Computer Architecture: A Quantitative Approach Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1.14 In this exercise, assume t

Add to Reading List

Source URL: twiki.di.uniroma1.it

Language: English - Date: 2015-06-22 08:33:56
60Computer architecture / Computing / Digital Equipment Corporation / Instruction set architectures / Advanced RISC Computing / Charon / Information technology / AlphaServer / Tru64 UNIX / DEC Alpha / OpenVMS / 64-bit computing

Document: ! ! !

Add to Reading List

Source URL: www.stanq.com

Language: English - Date: 2015-08-26 16:22:22
UPDATE